Assessment of High-Frequency Performance Limit of Black Phosphorus Field-Effect Transistors

Demin Yin, AbdulAziz AlMutairi, and Youngki Yoon, Member, IEEE

Abstract—Recently gigahertz frequencies have been reported with black phosphorus (BP) field-effect transistors (FETs), yet the high-frequency performance limit has remained unexplored. Here we project the frequency limit of BP FETs based on rigorous atomistic quantum transport simulations and the small-signal circuit model. Our self-consistent non-equilibrium Green’s function (NEGF) simulation results show that semiconducting BP FETs exhibit clear saturation behaviors with the drain voltage, unlike zero-bandgap graphene devices, leading to >10 THz frequencies for both intrinsic cutoff frequency ($f_T$) and unity power gain frequency ($f_{max}$). To develop keen insight into practical devices, we discuss the optimization of $f_T$ and $f_{max}$ by varying various device parameters such as channel length ($L_{ch}$), oxide thickness, device width, gate resistance, contact resistance and parasitic capacitance. In this study, we investigate the high-frequency performance of BP FETs on a bendable substrate [16], [17]. However, the performance of BP FETs is currently limited by various factors. For example, the source/drain contact resistance ($R_{SD}$) of BP FETs is relatively high (~5 kΩ·μm) [17] compared to that of GMFETs, for which $R_{SD}$ = 0.1 kΩ·μm was reported [18], [19]. Gate resistance ($R_G$) can be another limiting factor for $f_{max}$, and parasitic resistance ($C_p$) can also significantly affect the extrinsic performance of the device negatively [20]. As the high-frequency performance limit of BP FETs has remained unexplored yet, it would be worth investigating BP FETs based on rigorous models and numerical simulations before more extensive experimental efforts will be made.

In this study, we investigate the high-frequency performance limit of BP FETs using self-consistent quantum transport simulations and the small-signal circuit model. We thoroughly explore the effects of various device parameters on $f_T$ and $f_{max}$ by varying equivalent oxide thickness (EOT), channel length ($L_{ch}$), device width ($W$), $R_G$, $R_{SD}$ and $C_p$. Our simulation results reveal that BP FETs can exhibit as good $f_T$ as GFETs. Furthermore, $f_{max}$ of BP FETs is not limited, unlike that of GFETs, enabling near THz frequencies for both $f_T$ and $f_{max}$ with proper engineering. Our benchmark against experimental data indicates that there exists huge room for optimization, to boost the high-frequency performance of BP FETs, particularly with channel length scaling.

Index Terms—Black phosphorene, field-effect transistor, cutoff frequency, unity power gain frequency, non-equilibrium Green’s function, small-signal circuit model

I. INTRODUCTION

TWO-DIMENSIONAL (2D) materials are very intriguing for next-generation electronic devices due to their unique physical properties such as compelling electrical characteristics, large immunity to aggressive scaling, excellent optical and mechanical properties [1], [2]. For more than a decade, graphene has been explored extensively, and it turned out that graphene is promising for radio-frequency (RF) applications [3] rather than switching devices mainly due to its ultra-high carrier mobility (~10,000 cm²/V·s) [4] and high saturation velocity (> 3×10⁷ cm/s) [5] yet inherently large leakage current. Graphene field-effect transistors (FETs) exhibit as comparably high cutoff frequency ($f_T$) as state-of-the-art InAs high-electron-mobility transistors (HEMTs) and GaAs metamorphic HEMTs [3], [6]–[8], although III-V semiconductors (~1 THz) [9] still outperform graphene FETs. The $f_T$ of graphene FET (GFET) can reach a few hundred GHz when channel length scales down below 100 nm [10]. However, the unity power gain frequency ($f_{max}$) of GFETs is significantly limited due to its poor saturation behavior of drain current. The highest reported $f_{max}$ is ~50 GHz, which is far less than $f_T$ [11]. Moreover, its large output conductance ($g_{ds}$) also significantly limits the intrinsic voltage gain of GFETs. To overcome such limitations, a large band gap as well as high carrier mobility would be required, and black phosphorus (BP) can be an outstanding contender for high-frequency applications among many 2D materials.

Black phosphorus is a layered material with high hole mobility (10,000 cm²/V·s) and a thickness-dependent direct band gap ranging from 0.3 eV (bulk) to 2 eV (monolayer) [12], [13]. Even at its early stage, BP FETs have demonstrated high field-effect mobility (~1,000 cm²/V·s) and a high on-off current ratio (~10⁵) [14], [15], which are critically important not only for high-performance logic circuits but also for high-frequency applications. Recently, gigahertz frequencies ($f_T$ = 17.5 GHz; $f_{max}$ = 14.5 GHz) have been reported with BP FETs on a bendable substrate [16], [17]. However, the performance of BP FETs is currently limited by various factors. For example, the source/drain contact resistance ($R_{SD}$) of BP FETs is relatively high (~5 kΩ·μm) [17] compared to that of GMFETs, for which $R_{SD}$ = 0.1 kΩ·μm was reported [18], [19]. Gate resistance ($R_G$) can be another limiting factor for $f_{max}$, and parasitic resistance ($C_p$) can also significantly affect the extrinsic performance of the device negatively [20]. As the high-frequency performance limit of BP FETs has remained unexplored yet, it would be worth investigating BP FETs based on rigorous models and numerical simulations before more extensive experimental efforts will be made.

This work was supported in part by NSERC Discovery Grant (RGPIN-05920-2014) and in part by NSERC Strategic Project Grant (STPGP 478974-15). Computing resources were provided by SHARCNET through Compute Canada. The authors are with Department of Electrical and Computer Engineering & Waterloo Institute for Nanotechnology at the University of Waterloo, Waterloo, ON, Canada N2L 3G1 (Email: youngki.yoon@uwaterloo.ca).

Copyright (c) 2017 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
II. APPROACH

A. Device Structure

Figure 1 (a) shows a schematic device structure of a simulated BP FET. Monolayer BP is used for the channel as it can provide better performance than multilayer BP in the conventional FET structure [21]. A single-gate device structure is considered following the recent experimental demonstrations, and Al₂O₃ (κ = 9) is used for the gate oxide [17], [22]. For a nominal device, we set the following device parameters: 15-nm channel length and 3-nm-thick gate dielectric (equivalent oxide thickness of EOT = 1.3 nm). Source and drain extensions are p-doped, where Ohmic contact is achieved with a doping concentration of 1.3×10¹⁵ cm⁻². We assume that metal electrodes are deposited as shown in Fig. 1(a). Device parameters such as channel length, contact resistance and parasitic capacitances will be varied to explore their impacts on the device performance.

B. Numerical Simulations

Transport properties of BP FETs are simulated based on the non-equilibrium Green’s function (NEGF) formalism within a tight-binding (TB) approximation, self-consistently with the Poisson’s equation [23]. To accurately describe electronic states of monolayer black phosphorus, five TB parameters (τ₁ = -1.220 eV, τ₂ = 3.665 eV, τ₃ = -0.205 eV, τ₄ = -0.105 eV, τ₅ = -0.055 eV) are used in the Hamiltonian matrix [24]. Considering the anisotropic nature of the band structure of black phosphorus, we took the armchair orientation for the transport direction due to its light hole effective mass (mₑ = 0.19m₀) for the p-type conduction. Ballistic transport is assumed considering relatively short channel length with NEGF simulations, and the effect of scattering is treated separately based on the Landauer-Lundstrom-Datta model [25] in section F of the results. The large dimension of the device width is treated by a mode space approach with a periodic boundary condition. Charge density and current are calculated by using numerical summation of the transverse momentum. Therefore, device characteristics such as current and transconductance are given per unit width, with which different widths of devices (e.g., 1 µm or 10 µm) are considered. Open boundary condition is treated by contact self-energies [26]. Power supply voltage of V_DD = 0.5 V is used, and the room temperature is assumed.

C. Equivalent Small-Signal Circuit Model

Copyright (c) 2017 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
First, we have plotted the intrinsic transfer and output characteristics of the nominal device based on the self-consistent NEGF quantum transport simulations. Figure 2(a) shows the \( I_D-V_D \) characteristics of the BP FET at \( V_D = -0.5 \) and -0.7 V in linear scale (left axis) and logarithmic scale (right axis). It exhibits large current on current (\( I_{on} > 1.5 \) mA/\( \mu \)m), large transconductance (\( g_m \sim 6.4 \) mS/\( \mu \)m), large on/off current ratio (\( I_{on}/I_{off} \) reaches \( 4.8 \times 10^6 \) and \( 1.8 \times 10^{10} \) at \( V_D = -0.5 \) V and -0.7 V, respectively), and excellent switching characteristics with small subthreshold swing (SS \( \sim 64.8 \) mV/dec). One of the main advantages of monolayer BP over graphene is the presence of a large band gap, which enables a clear saturation behavior in \( I_D-V_D \) characteristics as shown in Fig. 2(b). Output conductance of \( g_d = 147 \) \( \mu \)S/\( \mu \)m and 62 \( \mu \)S/\( \mu \)m are achieved at \( V_G = -1 \) V and -0.8 V, respectively, even with a short channel length (15 nm).

### III. RESULTS

#### A. Transfer and Output Characteristics of BP FETs

First, we have plotted the intrinsic transfer and output characteristics of the nominal device based on the self-consistent NEGF quantum transport simulations. Figure 2(a) shows the \( I_D-V_D \) characteristics of the BP FET at \( V_D = -0.5 \) and -0.7 V in linear scale (left axis) and logarithmic scale (right axis). It exhibits large current on current (\( I_{on} > 1.5 \) mA/\( \mu \)m), large transconductance (\( g_m \sim 6.4 \) mS/\( \mu \)m), large on/off current ratio (\( I_{on}/I_{off} \) reaches \( 4.8 \times 10^6 \) and \( 1.8 \times 10^{10} \) at \( V_D = -0.5 \) V and -0.7 V, respectively), and excellent switching characteristics with small subthreshold swing (SS \( \sim 64.8 \) mV/dec). One of the main advantages of monolayer BP over graphene is the presence of a large band gap, which enables a clear saturation behavior in \( I_D-V_D \) characteristics as shown in Fig. 2(b). Output conductance of \( g_d = 147 \) \( \mu \)S/\( \mu \)m and 62 \( \mu \)S/\( \mu \)m are achieved at \( V_G = -1 \) V and -0.8 V, respectively, even with a short channel length (15 nm).

### B. Effect of EOT

In general, the efficiency of gate control is critical for the device performance of field-effect transistors [21]. Higher gate efficiency can be realized in various manners: by using double-gate geometry, high-\( \kappa \) dielectric, or thinner gate oxide. For switching devices, smaller EOT is generally preferred for steep subthreshold slope, large \( I_{on}/I_{off} \) and large \( g_m \). However, it could be different for high-frequency applications, and therefore, we investigate the effect of EOT on the intrinsic \( f_I \) by varying it from 0.5 to 25 nm. Since the intrinsic \( f_I \) is a function of transconductance and gate capacitance, \( g_m \) and \( C_{gg} \) are determined by

\[
C_{gg} = C_{gd} + C_{gs,p} + C_{gd,p},
\]

(10a)

\[
C_{gd} = C_{gd} + C_{gs,p} + C_{gd,p},
\]

(10b)

\[
C_{ds} = C_{ds} + C_{gd,p} + C_{ds,p}.
\]

(10d)

The intrinsic capacitances of \( C_{gd} \) and \( C_{ds} \) are determined by

\[
C_{gd} = \frac{\partial C_D}{\partial V_{gs}} = \frac{\partial C_D}{\partial V_{gs}}
\]

(11)

where we treat \( C_{gd} \) and \( C_{ds} \) being zero as the variation of charge inside the drain is negligible. Based on a planar MOSFET structure, we estimate \( C_D \) induced by the contacts as [27]:

\[
C_{gs,p} = (\varepsilon_s + \varepsilon_0)W \times \frac{k}{k(k_p)} k gs = \frac{Lgs}{\varepsilon_c + \varepsilon_g}
\]

(12a)

\[
C_{gd,p} = (\varepsilon_s + \varepsilon_0)W \times \frac{k}{k(k_p)} k gd = \frac{Lgd}{\varepsilon_c + \varepsilon_g}
\]

(12b)

\[
C_{ds,p} = (\varepsilon_s + \varepsilon_0)W \times \frac{k}{k(k_p)} k ds = \frac{2Ls + Lgs}{\varepsilon_c + \varepsilon_g}
\]

(12c)

where \( \varepsilon_s \) and \( \varepsilon_0 \) are dielectric constant of semiconductor and air, respectively, \( L_G \) is the gate length, and \( K(k) \) is the complete elliptic integral of the first kind, defined as

\[
K(k) = \int_0^1 \frac{1}{(1-w^2)^{1/2}(1-k^2w^2)^{1/2}} dw.
\]

The inductance of contact is ignored in the small-signal circuit as its impact is negligible compared to those of contact resistance and parasitic capacitance [27]–[30].

### C. Effect of Channel Length Scaling

We investigate the effect of channel length scaling on the intrinsic high-frequency performance of BP FETs by varying the channel length from 5 to 150 nm. Figures 4(a) and 4(b) show the \( g_m \) and \( C_{gg} \) as a function of \( L_{ch} \), respectively, for a fixed EOT of 5 nm. While our ballistic transport simulation results show that \( g_m \) is nearly constant for the channel longer than 30 nm, it decreases as the channel length scales down less than 30 nm due to the short-channel effects. The intrinsic gate capacitance is extracted from our numerical simulation results at \( V_G = -1.3 \) V, and the \( C_{gg} \) exhibits nearly linear dependence to the channel length. Then, we have plotted the intrinsic \( f_I \) vs. \( 1/L_{ch} \), which shows nice linearity for long-channel devices but it starts to deviate from 1/\( L_{ch} \) dependence for \( L_{ch} < 30 \) nm due to the degradation of \( g_m \). The similar trend was also observed in graphene FETs [31]. To show the linearity of \( f_I \) to 1/\( L_{ch} \), for the long-channel devices, we have plotted a guided line (dashed line) in Fig. 4(c) with \( f_I = 100 \) GHz \( \mu \)m/\( L_{ch} \), which is, surprisingly, very similar to that of graphene FETs reported earlier [32]. Although semiconducting black phosphorus has relatively lower mobility than graphene, BP FETs can exhibit as comparable cutoff frequency as graphene FETs due to relatively smaller \( C_{gg} \).
One of the most significant drawbacks of graphene FETs for high-frequency applications is the limited unity power gain frequency. It has been observed from many experiments that $f_{\text{max}}$ is significantly lower than $f_T$ in graphene FETs [3], [7]. This is attributed to the fact that graphene is semi-metal and hence the current cannot be saturated with increasing the drain voltage. On the other hand, semiconducting BP-based FETs can offer significantly smaller $g_d$ along with large $f_T$, which makes BP FETs attractive for high-frequency applications. Figure 4(d) shows the output conductance as a function of $L_{\text{ch}}$, which is extracted from the numerical simulations at $V_D = -0.5$ V. We notice that $g_d$ increases slowly as $L_{\text{ch}}$ decreases from 150 nm to 30 nm, where the gate controls the electrostatic potential in the channel region well, and the $g_d$ can be as low as 13 $\mu$S/µm at 150-nm channel, which is smaller than that of graphene FETs by two orders of magnitude [28]. However, as the channel length further scales down below 30 nm, $g_d$ increases significantly due to the short-channel effect, but the $g_d$ of BP FETs still remain one order smaller than that of graphene FETs [28].

The gate-to-drain capacitance for various channel length is shown in Fig. 4(e), which is also extracted from the numerical simulation results at $V_D = -0.5$ V. As the channel length scales down from 150 nm to 15 nm, $C_{gd}$ is also linearly decreased, which can be explained by the strong correlation of the channel charge to the length of device, considering that $C_{gd}$ is proportional to $\Delta Q_{\text{ch}}$ for a given $V_D$ variation as shown in Eq. (2). Notably, the channel length dependence of $C_{gd}$ becomes even more significant (i.e., $C_{gd}$ vs. $L_{\text{ch}}$ shows a steeper slope) at $L_{\text{ch}} < 15$ nm, where the $\Delta Q_{\text{ch}}$ for a given $V_D$ variation becomes more susceptible to the change of channel length due to short-channel effect.

The intrinsic unity power gain frequency is plotted in Fig. 4(f) using the intrinsic $f_T$, $g_{\text{ch}}$, and $C_{gd}$ evaluated above for a gate resistance. In general, $R_G$ depends on the geometry of device and the actual fabrication process of the gate electrode (e.g., the number and the width of gate fingers, and the materials of the gate). Here we use a single-finger metal gate reached out from one side, and the width of transistor is assumed to be $W = 1 \mu$m. Unlike the cutoff frequency, $f_{\text{max}}$ is significantly affected by the device width, and the detailed investigation on its effect will be reserved for a later discussion. As can be seen from Eq. (6), distributed gate resistance is linearly proportional to $W$ and $R_{\text{SHG}}$. Few decades ago, $R_C$ was the most limiting factor for polysilicon gate. Nowadays, however, the use of metal gate has enabled a considerable reduction of $R_{\text{SHG}}$. The intrinsic $f_{\text{max}}$ is investigated in Fig. 4(f) using $R_{\text{SHG}} = 2 \Omega$ [33], [34]. The peak value is observed to be 14 THz at ~30 nm channel length, where two competing terms exist as shown in Eq. (5): $f_{\text{max}}$ is mainly dictated by $2\pi f_T C_{gd}$ for long-channel devices, whereas $g_d$ becomes predominant for short-channel devices.

D. Effect of Contact Resistance

So far, we have investigated the intrinsic performance without considering contact resistances and parasitic capacitances. Now we will extend our discussion to the extrinsic $f_T$ and $f_{\text{max}}$. First, we focus on the effect of contact resistance, and the impact of parasitic capacitance will be discussed separately in the following section. $R_{\overline{SD}}$ has been known as one of the limiting factors of device performance in 2D material electronics [30]. By carefully choosing source and drain metal and optimizing fabrication processes, low $R_{\overline{SD}}$ (0.1–0.78 k$\Omega$-µm) has been realized for graphene and MoS$_2$ devices [35], [36]. In case of BP FETs, 5 k$\Omega$-µm could be a typical value extracted from recent experiments [17], [37], [38]. First, we have taken this value along with $W = 1 \mu$m and $R_{\text{SHG}} = 2 \Omega$ to investigate the extrinsic $f_T$ and $f_{\text{max}}$. Figure 5 shows that both $f_T$ and $f_{\text{max}}$ can be ~500 GHz at $L_{\text{ch}} = 10$ nm and reduces as the channel length increases, resulting in a half peak value when $L_{\text{ch}} = 150$ nm. If the contact resistance is reduced significantly to 0.58 k$\Omega$-µm, which is the lowest value reported for BP FETs [39], the extrinsic $f_T$ and $f_{\text{max}}$ can be tremendously improved. By reducing the contact resistance from 5 k$\Omega$-µm to 0.58 k$\Omega$-µm, the peak values of $f_T$ and $f_{\text{max}}$ can be enhanced by 7 times, leading to ~3.5 THz, if parasitic capacitance is ignored.

E. Effect of Parasitic Capacitance
For example, with intrinsic metal lines are getting closer (with smaller various channel length for three different $C_{gg,p}$ and $C_{gg,t}$ as a function of $L_s$ for three different source/drain to gate metal distances $L_{GSGD}$ of 14 nm, 200 nm and 1 µm, with a fixed $W = 1$ µm. In (a)-(c), dashed lines represent the intrinsic values for comparison. (c) Extrinsic $f_t$ and (f) $f_{max}$ as a function of $L_s$ with $R_{SD} = 0.58$ kΩ, $R_{ss} = 2$ Ω/sq and $W = 1$ µm.

In practice, parasitic capacitance is one of the most important factors to consider when evaluating $f_t$ and $f_{max}$ as $C_p$ is very sensitive to device size and geometry. Based on the planar device structure shown in Fig. 1(a), we calculate the parasitic capacitance using Eqs. (12a)–(12c), where metal line width ($L_{SD}$), the spacing between the gate and the source/drain metal ($L_{GSGD}$), and the gate length ($L_g = L_{ch}$) determine the parasitic capacitance. We used three different values of 14 nm, 200 nm and 1 µm for $L_{GSGD}$ with $L_{SD} = 200$ nm, and we have $C_{gg,p} = C_{gg,t}$ according to the conditions considered in this study. In Figs. 6(a)-(d), the parasitic capacitances are evaluated at various channel length for three different $L_{GSGD}$ and compared to their intrinsic values (dashed lines in Figs. 6(a)-(c)). As the metal lines are getting closer (with smaller $L_{GSGD}$), parasitic capacitances increase significantly at all channel lengths.

When a transistor is operated in the saturation region, the intrinsic $C_{gd}$ is negligible, but its parasitic capacitance is not. For example, with $L_{GSGD} = 14$ nm, $C_{gd,p}$ is greater than $C_{gd}$ by 3-4 times for the channel length from 15 to 150 nm as shown in Fig. 6(a). Therefore, $C_{gd,p}$ plays an important role for the extrinsic $f_t$ and $f_{max}$. On the other hand, $C_{gsp}$ and $C_{gpt}$ could be less critical since the intrinsic $C_{gs}$ and $C_{gt}$ are large in the saturation region, and impact of $C_{gsp}$ and $C_{gpt}$ would be relatively insignificant, especially for long channel devices, as shown in Figs. 6(b) and 6(c). However, our results reveal that $C_{gsp}$ and $C_{gpt}$ become comparable to or even larger than intrinsic capacitances for the short-channel devices. Moreover, as $L_{GSGD}$ decreases, the contribution by the parasitic components becomes more dominant in the total gate capacitance $C_{gg,t}$ for a given channel length, as can be seen in Fig. 6(c). Figure 6(d) shows $C_{gd,p}$ for different $L_{GSGD}$ as a function of channel length, which exhibits that $C_{gd,p}$ increases as the channel length scales down, unlike other parasitic capacitances discussed above, due to the strong interaction between source and drain metal lines.

Considering all parasitic capacitances and intrinsic ones along with contact resistance, we have plotted the extrinsic $f_t$ and $f_{max}$ in Figs. 6(e) and 6(f). When comparing these with the dashed lines in Figs. 5(a) and 5(b), we can clearly see the following distinctions. First, the values are significantly reduced. Second, the extrinsic $f_t$ and $f_{max}$ exhibit large degradation at extremely scaled channel lengths. The peak values are found at ~15 nm channel: the maximum $f_t$ varies from 600 GHz to 1.1 THz; the maximum $f_{max}$ from 800 GHz to 1.4 THz under different parasitic capacitances.

**F. Effect of Scattering**

So far, we have ignored the effect of scattering. Although we focus on relatively short channel lengths for the maximum $f_t$ and $f_{max}$ in this study, in order to minimize the gap between our assessment and the actual measurements, we take the effect of scattering into account using $I_{proj} = \frac{\lambda_{max}}{L_{ch} + \lambda_{max}} I_{bat}$, where $\lambda_{max}$ is the peak mean free path of BP, $I_{bat}$ is the ballistic current determined by the NEGF simulations, and $I_{proj}$ is the projected current considering scattering [25]. To determine $\lambda_{max}$, we have taken the measurement data ($I_D$–$V_{G}$ plot) from Ref. [17] and followed the approach outlined in Ref. [40]. Figures 7(a) and 7(b) show the field-effect mobility and mean free path of black phosphorus. The extracted peak mobility is 245 cm$^2$/V·s, which is in good agreement with Ref. [17] and the corresponding mean free path turns out to be 14 nm. The consequent $g_m$ and $g_d$ after considering the scattering effects are shown in Figs. 4(a) and (d) with dashed lines, respectively, where apparent degradation can be observed particularly for the long-channel devices. We assume that scattering has negligible impacts on intrinsic capacitance for the size of devices considered in this study [28], [41], and parasitic capacitance is determined solely by the device structure, not by scattering.
The corresponding extrinsic \( f_T \) and \( f_{\text{max}} \) are plotted in Figs. 7(c) and 7(d) with \( R_{SD} = 0.58 \, \text{k}\Omega \mu\text{m} \), moderate gate sheet resistance (\( R_{SG} = 2 \, \Omega \square \)) and \( W = 1 \, \mu\text{m} \) for three different parasitic capacitances. The peak values can be found at \( L_{ch} \) of 10–15 nm. Although scattering affects the extrinsic \( f_T \) and \( f_{\text{max}} \) of long-channel devices significantly (\( f_T \) and \( f_{\text{max}} \) become only 50 GHz and 200 GHz, respectively, at \( L_{ch} = 150 \, \text{nm} \)), their impacts can be minimal for the short channel region where the peak frequencies are achieved. Even with scattering, the maximum \( f_T \) ranges from 500 to 900 GHz; the peak \( f_{\text{max}} \) from 650 GHz to 1.15 THz for different parasitic capacitances.

**G. Effect of Device Width**

In theory, \( f_T \) is not a function of device width since the units of both \( g_m \) in the numerator and capacitances in the denominator in Eq. (7) are given per unit width, and the width information is cancelled out. However, things will be different for \( f_{\text{max}} \) because the distributed gate resistance is proportional to the device width. We have studied the effect of \( W \) on the extrinsic \( f_{\text{max}} \) in Fig. 8 by considering \( W = 1 \) and 10 \( \mu \text{m} \) under \( R_{SD} = 0.58 \, \text{k}\Omega \mu\text{m} \), \( R_{SG} = 2 \, \Omega \square \), and \( L_{GS/GD} = 200 \, \text{nm} \). In general, smaller device width is preferable for high \( f_{\text{max}} \), and the peak \( f_{\text{max}} \) of \( W = 1 \, \mu\text{m} \) is 5 times larger than that of \( W = 10 \, \mu\text{m} \) with \( a = 1/3 \) (solid lines). Alternatively, \( f_{\text{max}} \) can be improved with a smaller gate resistance by using the gate terminal brought out from both sides, where \( a \) becomes 1/2. The blue dashed line in Fig. 8 indicates that huge improvement can be achieved with \( a = 1/12 \) if the width of device is large. For example, the peak \( f_{\text{max}} \) can be enhanced by 100% if \( a \) is changed from 1/3 to 1/12 for \( W = 10 \, \mu\text{m} \). However, the gain of \( a = 1/12 \) can be quite small (less than 10%) if high \( f_{\text{max}} \) is already achieved with a small width (\( W = 1 \, \mu\text{m} \)).

**H. Performance Limit Projection and Benchmark**

Finally, the high-frequency performance limit is projected in Fig. 9 based on optimal device parameters to achieve the maximum \( f_T \) and \( f_{\text{max}} \). By using \( R_{SG} = 0.02 \, \Omega \square \) [20], [27] with \( a = 1/12 \), \( W = 1 \, \mu\text{m} \), \( L_{GS/GD} = 1 \, \mu\text{m} \) and \( R_{SD} = 0.58 \, \text{k}\Omega \mu\text{m} \), the peak \( f_T \) of 900 GHz and the peak \( f_{\text{max}} \) of 1.2 THz are projected at \( L_{ch} = 10 \, \text{nm} \). In order to benchmark against experimental data [16], [17], we have extrapolated the simulation results up to 1-\( \mu \text{m} \) channel length. The measurement data show \( f_T \) of 17.5 GHz and \( f_{\text{max}} \) around 14.5 GHz at 250 nm [17], which are still quite smaller than the values projected in Fig. 9. This indicates that there exists large room to improve in fabrication through optimization and engineering various parameters discussed in this study. According to our results shown in Fig. 9, realization of a short-channel BP FET is strongly suggested as both \( f_T \) and \( f_{\text{max}} \) exhibit significant improvement if \( L_{ch} \) becomes shorter than 100 nm. With an aggressive scaling of channel length, beyond THz \( f_{\text{max}} \) can be achievable with a BP FET, making it very attractive for the future high-frequency applications.

**IV. DISCUSSION**

Since BP has a highly anisotropic band structure, it would be useful to discuss the effect of different orientation. The main significance of heavier effective mass with zigzag orientation in the transport direction is twofold: (i) Ballistic current is reduced due to the small carrier velocity and the less number of transverse mode [42], [43]. (ii) Scattering mean free path becomes shorter due to the heavier effective mass, resulting in lower mobility, as supported by recent experiment [44]. Consequently, it is expected that \( f_T \) and \( f_{\text{max}} \) will be limited in zigzag transport direction as compared with armchair orientation. On the other hand, in theory, contact resistance would remain unaffected by different orientations since thermonic emission current in a two-dimensional system depends on density-of-states effective mass [45]. Recent experimental studies also exhibited that the measured current, transconductance, and field-effect mobility are significantly limited in zigzag orientation [39], [44], which indicates that the impacts of effective mass on the ballistic current, mobility, and scattering mean free path are not altered by the minimal influence of different orientations on the contact resistance.

In this study, we used the quasi-static approach considering the equivalent capacitive and resistive elements but neglecting the inductive elements, as is widely used in similar studies [28]–[32], [46], [47]. To validate our approach, we evaluated the LC characteristic frequency \( f_{LC} = 1/(2\pi \sqrt{L_{ch} C_{gs/gd}}) \) for the simulated BP FETs, using the kinetic inductance \( L_k = (m^*pq^*)/(L_{ch}/W) \); \( p \) and \( q \) are hole density per unit area and elementary charge and \( C_{gs/gd} \) extracted from the simulated data, leading to \( f_{LC} \sim 9 \) THz for 15 nm channel device. This is significantly higher than the peak frequencies of \( \sim 1 \) THz evaluated in this study (Fig. 9), thus validating the quasi-static approximation. Nonetheless, further work will be needed to examine the exact role of kinetic inductance and non-quasi-static effects through time-dependent transport simulations, which is beyond the scope of this study.

Copyright (c) 2017 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
V. CONCLUSION

By using atomistic quantum transport device simulations and equivalent small-signal circuit model, high-frequency behaviors of BP FETs are studied. We have investigated intrinsic and extrinsic $f_r$ and $f_{\text{max}}$ considering source/drain contact resistance, parasitic capacitance, distributed gate resistance, and device width, and have discussed the impact of each device parameter on the high-frequency performance one by one. Our simulation results and assessment not only reveal the great potential of BP FETs for high-frequency applications, but also shed light on the proper direction to optimizations. The main points of this study can be summarized as follows:

1) BP FETs exhibit clear saturation behaviors with increasing drain voltage, unlike graphene FETs, resulting in >10 THz frequencies for both intrinsic $f_r$ and $f_{\text{max}}$. While intrinsic $f_r$ increases monotonically with channel length scaling, $f_{\text{max}}$ starts to degrade at $L_{ch}$ < 30 nm.

2) Although extrinsic $f_r$ and $f_{\text{max}}$ are significantly affected by contact resistance and parasitic capacitance, they can remain near THz frequency range ($f_r = 900$ GHz; $f_{\text{max}}$ = 1.2 THz) through proper engineering, particularly with an aggressive channel length scaling ($L_{ch}$ ≈ 10 nm).

3) In spite of significantly lower mobility of semiconducting BP compared to that of semi-metallic graphene, $f_r$ of BP FETs can be comparable to that of graphene FETs. Moreover, $f_{\text{max}}$ of BP FET is unconstrained due to large output resistance. Although the measurement data shows relatively lower values ($f_r = 17.5$ GHz; $f_{\text{max}}$ = 14.5 GHz at $L_{ch} = 250$ nm)[17] simply because BP FETs are still in their infancy yet, our assessment and benchmark indicate that there exists large room for optimization, suggesting further advancement of high-frequency performance of the state-of-the-art BP FETs for future analogue and RF applications.

ACKNOWLEDGEMENT

The authors would like to thank Professor John Long for technical discussions. Demin Yin acknowledges the financial support by WIN Nanofellowship.

REFERENCES


Copyright (c) 2017 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.